ABSTRACT Recently, we proposed a code-modulated multipath receiver front-end to reduce the number of analog-to-digital converters (ADCs) behind antenna elements and realize significant area, cost, and power reduction. More specifically, code division multiplexing was implemented at the analog front-end for path combining into a single ADC. At the digital baseband, the reverse process was applied to recover signals pertaining to each path. Such front-ends are suitable for spatial diversity and multiplexing and for beamforming. For the latter, it is important to accurately predict the angle of arrival. That is, it is important to faithfully recover the phase difference between adjacent signal paths at the digital baseband. In this paper, the impact of on-site coding on phase error is examined for a two-path receiver using orthogonal Walsh-Hadamard codes of length 8. Simulations show that the relative phase difference, φ, between signal paths can be faithfully recovered at the digital baseband. Hardware implementation of a two-path receiver with on-site coding was realized and three different phase measurements were conducted, namely, φ = 27 • , 40 • , and 45 • . These measurements confirmed that upon signal and code synchronization, the phases were faithfully recovered with minimal degradation.
I. INTRODUCTION
A challenge with existing wireless smart systems is their limited capacity due to insufficient allocated frequency spectrum, user's mobility, and interference from other signals. Another issue is their power-hungry components leading to low battery life for mobile devices [1] , [2] . Smart antennas with digital beamforming capabilities are becoming a necessity for such systems to overcome some of the aforementioned issues. Indeed, these smart antenna systems enable null steering for interference rejection, simultaneous multi-directional beams, and even spatial diversity by means of multiple-input-multiple-output (MIMO) systems [3] - [5] . The commercial realization of such systems is now attractive due to low cost commercially available digital processors and innovations in signal processing algorithms to move digitization closer to the antenna front-end [6] , [7] . Increase in digitization also allows for greater flexibility since various algorithms can be tested without hardware modifications.
Indeed, although multi-antenna systems offer several advantages in terms of spatial filtering, higher SNR and interference mitigation, their disadvantage is their complex RF and analog circuitry duplicated for each antenna element. This complexity and duplication implies high power, cost, and area requirements.
A number of hardware reduction techniques, aimed at combining signals at the RF stage were lately proposed. These techniques employ spatial multiplexing (SM) [8] - [11] , time-division multiplexing (TDM) [12] - [15] , and frequencydivision multiplexing (FDM) [16] concepts to permit hardware sharing in the back-end. Along these lines, a new digital beamformer with on-site coding was proposed for cognitive sensing [17] - [20] . This is depicted in Fig. 1 . An essential aspect of the new architecture is its significant reduction of analog-to-digital converters (ADCs), a consequence of on-site coding. Specifically, a single ADC is assigned to a group of array elements instead of using one ADC per element. To facilitate this approach, code division multiplexing (CDM) is applied to each received antenna signal prior to combining it with other antenna element signals (paths) for input to a single ADC. With CDM coding, full signal recovery is then possible at the digital baseband after decoding. As a result, significant size, weight, area, power and cost reduction is realized. However, to perform accurate beamforming using the architecture shown in Fig. 1 , the phase must be faithfully recovered between adjacent signal paths at the digital baseband. In this paper, the phase error due to on-site coding is evaluated and compared to a theoretical model that includes system noise characteristics. A two-channel hardware implementation is also carried out showing that the phase between adjacent channels can be recovered with minimal error. 
II. DIGITAL BEAMFORMING
Because of their spatial filtering characteristic (viz. beamforming), phased array transmitters achieve power increase at a desired direction while keeping the overall transmit power unchanged [5] , [7] . That is, a significant gain boost can be achieved as compared to omni-directional antennas. Referring to Fig. 2 , beamforming is achieved by introducing a time delay τ after each antenna element. That is, the time delay τ m after the m th -antenna element is given by
Here, d refers to the distance between antenna elements, θ s is the angle of reception (desired beam direction), and c refers the speed of light. The individual delays need be adjusted so that the received fields signals from the array elements add congruently. Typically, for narrowband antennas, a true time delay (TTD) , with τ m = −τ m , is implemented behind each antenna element.
In this case, if the bandwidth of the incoming signal meets the condition B c/(M − 1)d, the signal is assumed the same across all M -antenna elements, and the time delays can be approximated by phase shifts. Consequently, phase shifters are employed instead of time delay elements. At the m th element, the phase shift required is φ m = −2π f c τ m , where f c represents the carrier frequency.
The implementation of phase shifters/TTDs can take place at the RF/analog front-end or at the digital back-end. However, digital beamforming is more attractive since it provides more flexibility. Further, digital beamformers can achieve more accurate main beams, null steering, side lobe control, simultaneous multi-directional beams, and even spatial diversity by means of multiple-input-multiple-output (MIMO) systems [3] , [4] , [21] . For wideband arrays, digital beamforming is practically necessary due to the complexity of the needed phase shifters.
Therefore, below we focus on digital beamforming. Specifically, we evaluate potential phase error from the RF front-end down to the digital processor. As illustrated in Fig. 3 , phase shifting, amplitude scaling, and combining are performed by computing the complex weights ω n 's in the digital back-end. 
III. PHASE ERROR COMPUTATION
For beamormers, it is crucial to faithfully recover the phase difference of the signal paths between adjacent antenna elements. Therefore, we will examine the signal phase flow for each path assuming BPSK modulation. We will do so for the 2-signal path receiver, depicted in Fig. 4 .
We begin by expressing the BPSK signal as
where b k = ±1, ρ is a pulse shaping filter, and T b is the time per bit. Assuming a carrier frequency f c , the signal received at the m th antenna element will then be of the form:
+ n m (t) Here, τ m is given in (1) after phase shifting, and n m (t) is the noise in the m th path. Herewith, we assume white Gaussian noise. To simplify s T ,m , we introduce the phase φ m at the m th antenna element, given by
Next, noting that τ m T b , the incoming signal can be approximated as
At the receiver, the signal in (5) goes through a bandpass filter (BPF). It is therefore necessary to include the bandlimited (BL) noise as well [22] . It is given by n m,BL (t) = n c,m (t)cos(2π f c t) − n s,m (t)sin(2π f c t) (6) where n c,m (t) and n s,m (t) are baseband noise signals along the m th -path (see (25) and (26) in the Appendix). The above band-limited noise can be also represented as
where
The latter can be rewritten as
with
In the above, the subscript N refers to noise present in the m th path. Notably, since, n c,m (t) and n s,m (t) are both Gaussian-distributed, it follows that r N ,m (t) has a Rayleigh distribution. Also, the phase φ N ,m (t) has a uniform distribution [22] . Using (7)- (10), we can re-write (6) as
After passing through the BPF, the RF signal is then down-converted to baseband via the I/Q mixer. Doing so, the resulting in-phase and quadrature components are:
and
The above equations contain two components: a signal centered at baseband (desired) and another at 2f c (higher order harmonic). The latter is suppressed via low pass filtering (LPF). Doing so, (12) and (13) yield (14) and
After some math, (14) and (15) can be rewritten as
From these, it is clear that at baseband, the phase shift is transformed to an amplitude scale. This result is also verified in Fig. 5 . After mixing and LPF, I b,m and Q b,m are sampled at the middle of each bit. Assuming an input bitstream of length n, the discrete phase shift along the m th path is given by
VOLUME 3, 2015 FIGURE 5. Plots of a BPSK modulated signal received by phased array containing M elements. The phase shift at RF is transformed to an amplitude scale after down-conversion to the baseband and filtering.
Similarly, at the digital back-end, the discrete phase shift
The main goal of our study is the faithful recovery of the signal's phase after on-site coding/decoding. To do so, we assume a 2-path OSCR with relative input phase delay (i.e., phase difference between adjacent antenna elements) π/10 ≤ φ ≤ π/2 (see Fig. 4 ). The ADC resolution is kept high (10 bits), so quantization noise is neglected. Also, as already noted, the total noise in each path is assumed to be white Gaussian. Further, the input SNR is varied from 1 dB to 28 dB. Ideally, the input SNR is related to the phase noise by [23] 
where σ 2 φ is the phase variance. Numerical examples of this correspondence are provided in Table 1 .
For our analysis, the goal is to compute the phase error for each path at the n th -bit using the expression:
Here (1 to 28 dB) and compute the mean µ and standard deviation σ φ of the phase error vector φ b,error [n] , for π/10 ≤ φ ≤ π/2. Several plots of the probability distribution function for φ b,error [n] are given in Figs. 6(a)-6(d) . These plots show that the phase distributions are Gaussian for all SNR and φ values. This is, of course, expected since the total noise in each path is white Gaussian. But more importantly, the computed standard deviation σ φ values are identical to the theoretical values given in Table 1 .
Figs. 7(a)-7(d) provide the phase error distribution after decoding of the path signals. Here also, for each φ, we vary the input SNR (according to 
where ϕ d, 1 [n] and ϕ d, 2 [n] are defined in (21) . We observe that for SNR ≥ 13 dB, the computed σ φ values are equal to the theoretical ones given in Table 1 . More importantly, we can conclude that phase degradation is only due to the Gaussian noise in each path. That is, on-site coding has no impact on the phase error.
IV. PHASE MEASUREMENTS
Having done a theoretical analysis, we next proceed with the hardware implementation of the 2-channel on-site coding receiver. Below, we describe the measurement setup, clock synchronization for decorrelation, and phase error calculations via post-processing.
A. MEASUREMENT SETUP
As depicted in Fig. 8 , two RF boards with full duplex operation were employed to transmit and receive a QPSK FIGURE 6. Phase error distribution before applying on-site coding. Plots refer to an input phase φ of (a) π/10, (b) π/6, (c) π/4, and (d) π/2. The plots show that the computed σ φ values are identical to the theoretical ones given in Table 1 . The plots show that for SNR ≥ 13 dB, the computed σ φ values are equal to the theoretical ones given in Table 1 . That is, on-site coding has no impact on the phase error. modulated signal at a data rate of R b =8 Mbps. More specifically, the first RF board generates a modulated signal and transmits it via an omni-directional dipole antenna. This signal is then received by both RF boards using the same type of dipoles. Adjustable external phase shifters are subsequently added at the receiver ports of the RF boards to emulate the phase shift between the channels of the receiver antenna. Three phase measurements (| φ| = 27 • , 40 • , and 45 • ) were conducted for a 'proof of concept' demonstration. In the RF board, the received RF signal is converted into baseband. A low-pass filter is then applied to remove all undesired harmonics to recover a clean analog differential I/Q output signal. We note that reduction of the I/O ports is achieved using a differential-to-single ended converter. At this stage, the I/Q signals in both channels are filtered. The I signal of the first channel is inverted with respect to the Q signal, hence, it can be deduced that the phase φ is either −45 • or 135 • . Conversely, for the second channel, the I/Q signals have different amplitudes, as depicted in Figs. 9(a)-9(c) . As a result, | φ| = (2n + 1)/2 × 45 • , n ≥ 0.
Next, for coding, the filtered I/Q signals are multiplied with the spreading codes generated by the FPGA. For the current setup, two perfectly orthogonal Walsh-Hadamard codes of length 8 (one for each channel) are used, namely, (10101010) and (11001100). Note that the first and second code data rate is 32 MHz and 16 MHz, respectively. These codes are sent to a comparator to get translated to the required analog voltage level for mixing with the I/Q signals (see Fig. 8 ). The coded I/Q signals for both channels, with | φ| = 27 • , are depicted in Figs. 10(a) and 10(b) , respectively. Obviously, the coded I/Q signals in path 1 (multiplied with the higher rate code) changes at a faster rate. Since 2 signal paths are considered, four multipliers are required to code the I/Q signals for each channel. A PCB with 8 multipliers, capable of accommodating up to 4 I/Q channels was therefore designed and tested. After encoding, the coded I/Q signals are combined using a summing amplifier and filtered, as illustrated in Figs. 11(a) and 11(b) . After combining, the total number of channels reduces to 2, hence a single dual-channel ADC can be employed for digitization.
At the analog back-end, a 14-bit, 250 MSPS, dual channel ADC is employed to digitize the coded I/Q signals. As shown in Fig. 8 , this ADC is connected to a data-capture board housing a Virtex 6 FPGA for fast data recording. The latter is connected to the PC via the Universal Serial Bus. Ultimately, the post processing is carried out using a VC 707 base board housing Virtex 7 FPGA. However, in this paper, post-processing was done using Matlab.
B. SYSTEM CLOCK SYNCHRONIZATION
The measurement setup, described in the previous section, involves many digital components operating at different clock frequencies. More specifically: 1) codes are generated by the FPGA with frequency 16MHz and 32MHz, 2) RF Boards are triggered with a clock frequency of 38.4 MHz, and 3) ADCs operate at 250MHz requiring a clock of 250MHz for digitizing the analog signals. Hence, all digital circuitry has to be synchronized using a common clock including the RF boards and ADCs. This must be done by the FPGA using a common reference clock. To do so, we fed a common 10MHz clock from an external source. Using the Clocking Wizard of Xilinx, the FPGA generated all other frequencies. Fig. 12 shows the clock circuitry.
C. INPUT PHASE ERROR CALCULATION
As already mentioned, phase shifters were employed to induce three different | φ| values: | φ| = 27 • , 40 • , and 45 • between the inputs of both channels. Measurements were then conducted with SNR levels as high as 40 dB. For this large SNR, the effect of phase noise or any other noises will be minimal, if any. To verify this, the baseband I/Q output of both receivers was measured for each phase value, as depicted in Figs. 9(a)-9(c) .
To compute the phase error, we followed the same procedure as in Section III. Specifically, for each sample of the data bit, the phase was computed using (20) . The resulting phase distribution is plotted as in Figs. 13(a)-(c) . All plots show that phase distribution is Gaussian with a mean µ = −27 • , −40 • , −45 • , respectively, and a standard deviation σ φ = 0.01 rad. Using (22) , this value of σ φ corresponds to an SNR value of 40 dB, verifying that no phase degradation occurred at the input of the proposed system.
D. DATA POST-PROCESSING
The most critical aspect of our system is data postprocessing. The block diagram of the digital architecture is depicted in Fig. 14 . At this stage, the digitized I/Q signals are first decorrelated through the steps of decoding, filtering, phase retrieval, and finally combining. More specifically, the I/Q digital signals are decoded with the same Walsh-Hadamard codes generated by the FPGA.
After decoding, the signals are passed through a digital root-raised cosine matched filter to suppress high frequency harmonics due to noise and inter-channel interference. Figs. 15(a)-15(c) show the recovered I/Q signals for both channels and each of the three different phase 
E. PHASE ERROR COMPUTATION
To perform beamforming, the phase shift between the channels should be computed and applied to the signals prior to combining (see Fig. 14) . Here also, the recovered I/Q signals pertaining to each paths were sampled at a T b sampling time. Following the same procedure discussed in the previous section, the phase distribution was computed and plotted in Figs 16(a)-(c) . Also, the mean and standard deviation were computed showing that the phase can be accurately predicted for all cases with a slight increase in the standard deviation. This is result of an increase of the system noise due to cables and components losses. 
V. CONCLUSION
In this paper, we presented phase characterization for a 2-channel on-site coding digital beamformer [17] , [19] , [20] . Simulations showed that on-site coding has minimal to no impact on the phase error, even after analog encoding, digitization, and decoding. Also, a 2-path receiver with on-site coding was built and tested for three different phase measurements, namely φ = 27 • , 40 • , and 45 • . Results show that with proper clock synchronization, phases are recovered with minimal degradation.
APPENDIX
The baseband noise signals n c,m (t) and n s,m (t) are expressed as [22] 
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